DoStuff Wiki
Attachments
History
Blame
View Source
Documentation
About An Otter Wiki
Toggle dark mode
Login
Home
A - Z
Changelog
Menu
Related Github Repo
Page Index
Hardware
ACRTC-3
Backplane
Board Features
Memory Map
News
20260512 - Increased Cpu Speed
20260724 - Alternative Monitor
Programming
Examples
Duart
PIT
Man Pages
Chdir(3)
Dirfd(3)
Getcwd(3)
Midstr(3)
Opendir(3)
Assembly Language
Filesystem Layer
Handling Interrupts
Machine Library
MMU
Reference Material
Runtime
SBC3 Emulator
Toolchains
Project Ideas
Operating System
Gloworm Port
Linux Port
NetBSD Port
Atari Vector Generator
Ethernet Card
Keyboard Controller
Monitor
BIOS
Books
Datasheets
Getting Connected
Home
Specs and Tech Notes
Project Ideas
Operating System
NetBSD Port
112700
Commit
112700
2026-10-30 07:48:23
Bob Green
: -/-
project ideas/operating system/netbsd port.md
..
@@ 1186,12 1186,12 @@
How it fits into hb68k: a timer driver provides only mechanism. The clock code in hb68k/clock.c owns the policy and calls the driver through four functions in a small table (struct clock_if):
-
| Function | When it’s called | What it does |
-
| --------------------- | -------------------------- | ------------ |
-
| clk_init | once, late in boot | establishes the interrupt at IPL_SCHED |
-
| clk_arm(interval_us) | once, right after init | starts periodic interrupts, e.g. every 10 000 µs for 100 Hz |
-
| clk_intr | at the start of every tick | acknowledges the interrupt, and reloads if needed |
-
| clk_disarm | shutdown or error | stops the timer |
+
| Function | When it’s called | What it does |
+
| ---------------------- | -------------------------- | ------------ |
+
| `clk_init` | once, late in boot | establishes the interrupt at IPL_SCHED |
+
| `clk_arm(interval_us)` | once, right after init | starts periodic interrupts, e.g. every 10 000 µs for 100 Hz |
+
| `clk_intr` | at the start of every tick | acknowledges the interrupt, and reloads if needed |
+
| `clk_disarm` | shutdown or error | stops the timer |
The file header explains:
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9